Through-glass via wafers are glass substrates containing microscopic, metallized holes that create vertical electrical connections from one surface to the other. I use the term “TGV wafer” to describe the complete structure: the glass wafer, the formed vias, the conductive lining or filling, and any required redistribution or surface finish. They are selected when a project needs electrical insulation, optical transparency, chemical resistance, or low-loss vertical interconnection in a compact format. In practice, the correct specification depends on the glass composition, wafer size, via geometry, metallization method, thermal requirements, and assembly process.
If you want to learn more, please visit our website.
This guide explains how through-glass via wafers work, where they are used, which specifications matter, and how I recommend evaluating suppliers. It also covers manufacturing steps, material choices, procurement risks, and the information buyers should provide when requesting a quotation from Glass Circuit.
I prepared this guide for semiconductor packaging engineers, MEMS developers, optoelectronic designers, RF engineers, sensor manufacturers, and purchasing teams sourcing custom electronic components. It is also useful for project managers who must translate an electrical or mechanical design into a manufacturable TGV wafer specification. Because through-glass vias are highly application-dependent, a general catalog description is rarely enough for final selection.
Buyers should use this information during the concept, prototype, supplier qualification, and production-planning stages. I recommend confirming the final design with the selected supplier because via formation, metallization, wafer thinning, and singulation processes can impose different dimensional limits.
A through-glass via wafer is a glass wafer with conductive pathways passing through its thickness. The vias may be created by laser drilling, mechanical drilling, etching, powder blasting, or other specialized glass-processing methods. After hole formation, the internal walls are typically metallized, plated, filled, or combined with a conductive structure to provide electrical continuity.
Glass provides electrical insulation between neighboring vias and can offer a controlled, stable substrate for high-density interconnects. Unlike silicon, glass is not inherently conductive, so it can reduce substrate-related parasitic paths in certain designs. The final electrical performance still depends on via diameter, pitch, conductor geometry, surface finish, signal frequency, and the surrounding package layout.
I generally see TGV wafers used to perform three related functions: vertical signal routing, package-level electrical isolation, and integration of optical, fluidic, or sensor structures. They can connect front-side components to back-side pads while preserving a thin and compact package. In some designs, the glass also serves as a transparent window or chemically resistant platform.
The glass composition should be selected according to thermal expansion, optical behavior, chemical exposure, mechanical strength, and process compatibility. Borosilicate glass is commonly considered when thermal stability and chemical resistance are important, while fused silica may be preferred for demanding optical or low-expansion requirements. Aluminosilicate and other specialty glasses can be evaluated when higher mechanical performance or a specific coefficient of thermal expansion is needed.
I advise buyers not to select glass only by its name. The supplier should confirm the actual grade, thickness tolerance, surface quality, flatness, thermal expansion behavior, and compatibility with subsequent bonding or packaging steps. These details can affect wafer handling, alignment, metallization adhesion, and reliability during temperature cycling.
The via may be partially lined with metal, fully filled with a conductive material, or connected to conductive pads on both wafer surfaces. Copper is frequently considered for low-resistance interconnection, while adhesion layers and surface finishes may involve metals such as titanium, chromium, nickel, or gold depending on the process and assembly requirements. The correct stack depends on soldering, bonding, wire bonding, corrosion exposure, and required electrical performance.
Typical design discussions may involve via diameters from approximately 10 to 100 µm and wafer diameters such as 100, 150, or 200 mm, but these figures should be treated as preliminary engineering ranges rather than universal specifications. Minimum pitch, aspect ratio, taper, sidewall roughness, and allowable voids must be confirmed against the supplier’s process capability. A smaller via is not automatically better if it increases plating difficulty, resistance, inspection requirements, or yield risk.
Each step can influence the next one. For example, rough or tapered via walls may affect seed coverage, while excessive residual stress in a plated structure may contribute to wafer bow or cracking. I recommend reviewing the complete process flow with the supplier instead of evaluating only the drilling method.
Glass Circuit Product Page
A useful TGV wafer drawing should describe more than the nominal via diameter. At minimum, I recommend identifying the glass material, wafer diameter, thickness, via diameter, pitch, via density, location tolerance, surface finish, electrical test method, and packaging condition. If the wafer will be bonded, soldered, or exposed to chemicals, those downstream conditions should be included in the inquiry.
| Specification | Why It Matters |
|---|---|
| Glass type and thickness | Influences optical, thermal, mechanical, and chemical performance. |
| Via diameter and pitch | Controls routing density, resistance, manufacturability, and inspection difficulty. |
| Metallization stack | Determines adhesion, conductivity, solderability, and corrosion behavior. |
| Flatness and wafer bow | Supports lithography, bonding, handling, and assembly alignment. |
| Electrical acceptance criteria | Defines continuity, isolation, resistance, and any high-frequency requirements. |
For electrical requirements, the specification may include maximum via resistance in milliohms, isolation resistance in ohms, or impedance targets at a stated frequency. For example, a buyer might request a resistance limit of 100 mΩ or less, but that value must be calculated from conductor length, cross-section, metal resistivity, and test configuration. I would not treat any resistance figure as meaningful without a defined measurement method.
I start with the system requirement rather than the wafer format. If the device is optical, I prioritize transmission, surface quality, alignment, and contamination control; if it is RF, I focus on signal loss, grounding, pitch, and parasitic effects. For MEMS or sensor packaging, I also review cavity design, pressure requirements, thermal expansion, and compatibility with bonding materials.
TGV wafer pricing is influenced by glass cost, wafer size, via count, via geometry, metallization complexity, inspection, yield, and secondary processing. Prototype and production economics can differ substantially because a low-volume engineering lot may require setup, process development, and additional inspection. I recommend requesting separate prototype and production quotations rather than assuming that the prototype price predicts the series price.
Minimum order quantity is also process-dependent. Some suppliers can discuss a small engineering batch, while production pricing may require a larger lot to stabilize utilization and yield. Lead time should be confirmed after the drawing, material, quantity, and acceptance criteria are agreed; a stated timeline without a frozen specification is only an estimate.
When I evaluate a TGV supplier, I look for evidence of process control rather than broad claims alone. The supplier should be able to explain how it controls via dimensions, metallization coverage, wafer cleanliness, surface defects, bow, and electrical continuity. It should also clarify which operations are performed internally and which are outsourced.
One common mistake is specifying the smallest possible via and pitch before checking the complete assembly process. Another is ignoring wafer bow, surface roughness, or metal adhesion until after fabrication. I recommend designing with inspection access, realistic tolerances, and a clear electrical test structure from the beginning.
A second mistake is comparing suppliers only by unit price. A lower quotation may exclude tooling, engineering review, inspection, rework limits, or packaging controls. I suggest comparing total procurement risk, including yield assumptions, documentation quality, sample approval, repeatability, and the supplier’s ability to support design changes.
Through-glass via wafers provide a platform for vertical electrical interconnection while preserving the insulating, optical, and chemical properties of glass. The most important selection factors are glass composition, wafer geometry, via size and pitch, metallization structure, thermal compatibility, electrical acceptance criteria, and supplier process control. I recommend treating published dimensional ranges as starting points and confirming every critical value through a technical review.
The best TGV wafer is not simply the one with the smallest vias or lowest quoted price; it is the one whose glass, via structure, metallization, tolerances, and inspection plan match the complete device and assembly process. To move forward, prepare a drawing or preliminary specification containing wafer size, thickness, glass preference, via layout, target pitch, metallization, electrical requirements, quantity, and intended application. Then ask Glass Circuit to review manufacturability, identify open decisions, and provide a quotation based on a defined prototype or production scope.
Glass Circuit can support B2B buyers by discussing through-glass via wafer requirements, custom structures, sample development, and production-oriented sourcing considerations. Contact our team with your technical drawing or application description so we can help convert your interconnect objectives into a practical TGV wafer specification.
If you want to learn more, please visit our website through glass via wafers.